Skip to content
GitLab
Select Git revision
  • riscv
  • arm
  • main default
Find file BlameHistoryPermalink
main.cpp 17.09 KiB
1 
#include <iostream>
2 
#include <getopt.h>
3 
#include <string>
4
5 
#include "antlr4-runtime.h"
6 
#include "SysY2022Lexer.h"
7 
#include "MyVisitor.h"
8 
#include "arm.h"
9 
#include "asm_passes.h"
10
11 
using namespace antlr4;
12
13 
string tpdata=R"delimiter(.arch armv8-a
14 
.text
15 
.align 2
16 
.syntax unified
17 
.arm
18 
.global main
19
20 
float_abs:
21 
float_abs68:
22 
  vpush	{ d8, d9, d10, d11, d12, d13, d14, d15 }
23 
  push	{ r4, r5, r6, r7, r8, r9, r10, r11, lr }
24 
  mov	fp, sp
25 
  sub	sp, sp, #20
26 
  vmov.f32	s16, s0
27 
  vstr	s16, [fp, #-4]
28 
  mov	r4, #0
29 
  mov	r5, r4
30 
  str	r4, [fp, #-8]
31 
  vmov	s16, r5
32 
  vmov.f32	s17, s16
33 
  vstr	s16, [fp, #-12]
34 
  vcvt.f32.s32	s16, s17
35 
  vstr	s16, [fp, #-16]
36 
  vldr	s17, [fp, #-4]
37 
  vldr	s18, [fp, #-16]
38 
  vcmp.f32	s17, s18
39 
  vmrs	APSR_nzcv, FPSCR
40 
  blt	if_true_entry70
41 
  b	if_next_entry72
42 
if_true_entry70:
43 
  vldr	s17, [fp, #-4]
44 
  vneg.f32	s16, s17
45 
  vmov.f32	s17, s16
46 
  vstr	s16, [fp, #-20]
47 
  vmov.f32	s0, s17
48 
  add	sp, sp, #20
49 
  pop	{ r4, r5, r6, r7, r8, r9, r10, r11, lr }
50 
  vpop	{ d8, d9, d10, d11, d12, d13, d14, d15 }
51 
  bx	lr
52 
if_next_entry72:
53 
  vldr	s17, [fp, #-4]
54 
  vmov.f32	s0, s17
55 
  add	sp, sp, #20
56 
  pop	{ r4, r5, r6, r7, r8, r9, r10, r11, lr }
57 
  vpop	{ d8, d9, d10, d11, d12, d13, d14, d15 }
58 
  bx	lr
59
60 
circle_area:
61 
circle_area81:
62 
  vpush	{ d8, d9, d10, d11, d12, d13, d14, d15 }
63 
  push	{ r4, r5, r6, r7, r8, r9, r10, r11, lr }
64 
  mov	fp, sp
65 
  sub	sp, sp, #92
66 
  mov	r4, r0
67 
  mov	r5, r4
68 
  str	r4, [fp, #-4]
69 
  vmov	s16, r5
70 
  vmov.f32	s17, s16
7172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140
vstr s16, [fp, #-8] vcvt.f32.s32 s16, s17 vstr s16, [fp, #-12] movw r4, #4059 str r4, [fp, #-16] movt r4, #16457 mov r5, r4 str r4, [fp, #-16] mov r4, r5 mov r5, r4 str r4, [fp, #-20] vmov s16, r5 vmov.f32 s17, s16 vstr s16, [fp, #-24] vldr s18, [fp, #-12] vmul.f32 s16, s17, s18 vstr s16, [fp, #-28] ldr r5, [fp, #-4] vmov s16, r5 vmov.f32 s17, s16 vstr s16, [fp, #-32] vcvt.f32.s32 s16, s17 vstr s16, [fp, #-36] vldr s17, [fp, #-28] vldr s18, [fp, #-36] vmul.f32 s16, s17, s18 vstr s16, [fp, #-40] ldr r5, [fp, #-4] ldr r6, [fp, #-4] mul r4, r5, r5 mov r5, r4 str r4, [fp, #-44] vmov s16, r5 vmov.f32 s17, s16 vstr s16, [fp, #-48] vcvt.f32.s32 s16, s17 vstr s16, [fp, #-52] movw r4, #4059 str r4, [fp, #-56] movt r4, #16457 mov r5, r4 str r4, [fp, #-56] mov r4, r5 mov r5, r4 str r4, [fp, #-60] vmov s16, r5 vstr s16, [fp, #-64] vldr s17, [fp, #-52] vldr s18, [fp, #-64] vmul.f32 s16, s17, s18 vstr s16, [fp, #-68] vldr s17, [fp, #-40] vldr s18, [fp, #-68] vadd.f32 s16, s17, s18 vstr s16, [fp, #-72] mov r4, #2 mov r5, r4 str r4, [fp, #-76] vmov s16, r5 vmov.f32 s17, s16 vstr s16, [fp, #-80] vcvt.f32.s32 s16, s17 vstr s16, [fp, #-84] vldr s17, [fp, #-72] vldr s18, [fp, #-84] vdiv.f32 s16, s17, s18 vmov.f32 s17, s16 vstr s16, [fp, #-88] vmov.f32 s0, s17 add sp, sp, #92