Skip to content
GitLab
Explore
Projects
Groups
Topics
Snippets
Projects
Groups
Topics
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
原梓轩
Compiler2024
Commits
d6f56cd5
Commit
d6f56cd5
authored
6 months ago
by
原梓轩
Browse files
Options
Download
Patches
Plain Diff
useless opt
parent
0e447bcf
master
No related merge requests found
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
src/backend/assign.rs
+5
-3
src/backend/assign.rs
src/backend/dataflow.rs
+4
-0
src/backend/dataflow.rs
with
9 additions
and
3 deletions
+9
-3
src/backend/assign.rs
+
5
−
3
View file @
d6f56cd5
...
...
@@ -363,9 +363,11 @@ impl RegisterRewriter {
}
}
for
reg
in
used_set
{
if
let
Some
(
inst
)
=
self
.load_from_stack
(
reg
,
sf
)
{
insts
.push
(
inst
);
if
analyser
.flow
()
.from_duplicate
(
&
label
)
.len
()
!=
1
{
for
reg
in
used_set
{
if
let
Some
(
inst
)
=
self
.load_from_stack
(
reg
,
sf
)
{
insts
.push
(
inst
);
}
}
}
...
...
This diff is collapsed.
Click to expand it.
src/backend/dataflow.rs
+
4
−
0
View file @
d6f56cd5
...
...
@@ -227,6 +227,10 @@ impl LiveVariableAnalyser {
}
}
pub
fn
flow
(
&
self
)
->
&
GlobalFLowGraph
{
&
self
.flow
}
pub
fn
ins
(
&
self
,
label
:
&
Label
)
->
&
HashSet
<
Register
>
{
self
.ins
.get
(
label
)
.unwrap
()
}
...
...
This diff is collapsed.
Click to expand it.
Write
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment
Menu
Explore
Projects
Groups
Topics
Snippets